Full Description

Defines a mechanism for the test of core designs within a system on chip (SoC).This mechanism constitutes a hardware architecture and leverages the core test language (CTL)to faciliate communication between core designers and core integrators.

Product Details

Edition: 1.0 Published: 11/07/2007 Number of Pages: 125File Size: 1 file , 2.1 MB